The Cadence® AWR Design Environment® platform offers a multi-technology design flow supporting hierarchical projects composed of diverse process-defined subcircuits, as well as circuit/EM co-simulation to model on-chip passives, transmission lines, interconnects, and multilayer laminate packaging.