|
  • Advanced Workshop
Latest Version

IR Drop Analysis Workshop

This workshop will walk through the steps required to perform IR Drop Analysis in Sigrity Aurora to easily evaluate the voltage drop across the PCB.

  • Duration: 30 minutes
  • Prerequisites: None
  • Software Requirements: Sigrity Aurora
Home > EMA Academy > Courses > IR Drop Analysis Workshop

What You Will Learn

  • How to configure the design for IR drop analysis
  • How to simulate and analyze the PCB Design
  • How to identify potential power integrity problems
  • How to create a robust Power Delivery Network (PDN)

Course Summary

Inconsistent and unreliable power can result in intermittent board failures and hours troubleshooting in the lab. Analyzing power delivery will guarantee adequate and stable power is supplied to components. This workshop will walk through the steps required to perform IR Drop Analysis in Sigrity Aurora to easily evaluate the voltage drop across the PCB.

Current Status
Not Enrolled
Price
Free
Get Started
Login to Enroll

Course Content

Related Courses

  • Advanced Workshop

Getting Started with LiveDoc

Learn how to quickly and accurately create manufacturing documentation with LiveDoc in OrCAD X Presto.
Free
COURSE DETAILS
  • Walkthrough

OrCAD X PCB 23.1 Walk-Through

Learn how to use the OrCAD X PCB design tools by following along with the entire process of laying out a PCB in OrCAD X PCB Designer 23.1.
Free
COURSE DETAILS
  • Walkthrough

OrCAD X Capture 23.1 Walk-Through

Learn the basics of using OrCAD Capture while creating a schematic design with this OrCAD X Capture 23.1 Walk-through.
Free
COURSE DETAILS
  • Walkthrough

PSpice 23.1 Walk-Through

Learn how to use the OrCAD simulation tools by following along with common processes of simulating a circuit in PSpice 23.1.
Free
COURSE DETAILS
  • Walkthrough

OrCAD X Presto Walk-through

Throughout this walk-through you will be guided through the process of turning a schematic into a PCB layout using OrCAD Presto.
Free
COURSE DETAILS
  • Advanced Workshop

DDR5 Post-Layout Verification

Learn how to find and fix DDR5 performance issues and analyze results against JEDEC standards with the DDR5 Post-Layout Verification workshop.
Free
COURSE DETAILS
View All Courses
EMA Design Automation