Capture Walk-through 9: Design Rule Check

A Design Rule Check (DRC) checks your design for violations and identifies problem-areas with schematic error markers.  The DRC report lists all objects checked and the rule violations detected.  

This walk-through demonstrates how to view and correct design rule violations.  After you complete this topic, you will be able to: 

  • Configure and run a design rule check (DRC) 
  • Correct violations 

To follow along with this tutorial, continue with your design from Capture Walk-through 8 or use the included design file, CAPTURE TUTORIAL 9_DRC.DSN under the ‘materials’ tab.

YRm57aNney8t9WqYjAmseu Open in New Window

Graphical user interface, text, application

Description automatically generated
  1. Expand the Online DRC window. 

Note: This New feature in 17.4 reports real-time warning violations. Enabling you to correct errors while you design. Like the other windows in the Capture workspace, the Online DRC window can be either floating or docked. Cross probe between the violation and the schematic by double clicking a line item. 

  1. In the project hierarchy, select the design file. 
Graphical user interface, text, application

Description automatically generated
  1. Select PCB > Design Rule Check from the menu.  
Graphical user interface, application

Description automatically generated
  1. In the Options tab, for DRC Action set Run on Design 
  1. For Use Properties (Mode) set Instances (Preferred)  

Note: If you have a hierarchical design, select Occurrences for this setting. 

  1. For Warning set Create DRC Markers
  1. For Show DRC Output set DRC Window
  1. Browse to the location to save the report. 
Graphical user interface, text, application

Description automatically generated
  1. Select the Rule Setup tab. Leave the defaults. 

Note: Here you can select which electrical and physical rules to check in the design. Custom rules can also be assigned. 

Graphical user interface, text, application

Description automatically generated
  1. Select the Report Setup tab. Leave the defaults. 

Note: Here you can select which electrical and physical items are included in the report. 

Chart

Description automatically generated
  1. Select the ERC Matrix tab. Leave the defaults.  

Note: This matrix is used to test connections between pins, hierarchical blocks, and hierarchical ports.   
The ERC Matrix flags invalid pin-to-pin function connections found within the design. The Matrix shows all possible pin-to-pin combinations. Define a pin combination by toggling between valid (empty) or invalid (flagged with an error or warning).   
 

Graphical user interface, application, Word

Description automatically generated
  1. Select the Exception Setup tab.  

Note: Here you can define rules you want excluded from the DRC by selecting the Add New button. 

  1. Select Run to generate the DRC Report. 
  1. View the warnings in the DRC Window.  

Note: Double click on a warning to be brought to the location in the schematic.  

Graphical user interface, text, application

Description automatically generated
  1. In the schematic, double click on a marker to see more information on the warning. 
Graphical user interface, application

Description automatically generated

Note: To waive a DRC, right click on a marker and select Waive DRC. To remove all markers, Select PCB > Design Rule Check from the menu. In the Options tab, select Delete DRC Markers for Action or Do not create DRC Markers for Warning. Select Run to update the schematic. 

EMA Design Automation